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Modeling Interface Charge Traps in Junctionless
FETs, Including Temperature Effects
Amin Rassekh, Farzan Jazaeri, Morteza Fathipour, and Jean-Michel Sallese
Abstract— In this paper, an analytical predictive model of
interface charge traps in symmetric long channel double-
gate junctionless transistors is proposed based on a
charge-based model. Interface charge traps arising from
the exposure to chemicals, high-energy ionizing radiation
or aging mechanism could degrade the charge-voltage
characteristics. The model is predictive in a range of tem-
perature from 77K to 400K. The validity of the approach is
confirmed by extensive comparisons with numerical TCAD
simulations in all regions of operation from deep depletion
to accumulation and linear to saturation.
Index Terms— Interface traps, charge-based model,
double-gate junctionless FET, ionizing radiation, aging ef-
fects, biosensors, temperature.
I. INTRODUCTION
JUNCTIONLESS field-effect transistors (JLFET) were pro-posed as a promising device for the future of scaling.
Actually, source/drain (S/D) junctions in conventional metal-
oxide-semiconductor field-effect transistors (MOSFET) is a
big challenge in the nanoscale dimension [1]. The main
advantage of JLTs is that they overcome this step and still are
fully compatible with CMOS technology. In addition, JLFET
is a good option for label-free biosensors when shoped as
nanowires [2].
Using JLFET as biosensors, called Nanowires (NWs), is
an interesting option due to their proven high sensitivity to
biological and chemical elements [3]. They share the same
principle of operation with regular JLFETs, except that they
do not have any solid-state gate over the insulator. Because
of this feature, they are exposed to contaminants from the
materials which they are in contact with. Hence, these devices
are facing much more defects or interface charge traps than
the state-of-the-art CMOS devices, a situation that may affect
their electrical properties. Similarly, trap and defects can be
generated by ionizing radiation just as in regular MOSFETs.
When a MOSFET is exposed to high-energy ionizing ra-
diation, deep trap states are generated in the bulk oxide or
near the Si/oxide interface. The process of traps generation
depends on the temperature, the applied electric field, and
the oxide thickness [4] and [5]. Aging mechanism in MOS
technologies is also a common cause of traps creation at the
Amin Rassekh, Farzan Jazaeri, and Jean-Michel Sallese are with
the Electron Device Modeling and Technology Laboratory (EDLAB) of
the Ecole Polytechnique Fe´de´rale de Lausanne, Switzerland (email:
amin.rassekh@epfl.ch). Amin Rassekh and Morteza Fathipour are with
device simulation and modeling Laboratory, department of electrical
and computer engineering, University of Tehran, Iran. Corresponding
authors: Morteza Fathipour, email: mfathi@ut.ac.ir and Amin Rassekh,
email: rassekh.amin@ut.ac.ir. received XXXX XX, 2019.
Si/oxide interface [6] and [7]. These interface traps could
degrade the performance of MOS devices.
Modeling the effect of radiation on inversion mode MOS-
FETs has already addressed in [8], but that model is not
appropriate for junctionless devices. Influence of interface
charge traps on biosensor junctionless devices was discussed
in [3].
Thus, in order to account for ionizing radiation, stress-
induced defects as well as the effect of interface charge
traps on JLFETs in a simple and compact model compatible
approach, we propose analytical expressions for modeling the
interface charge traps in Double-Gate JLFET (DG JLFET),
and we also include the effect of temperature from 77 K
to 400 K. This model relies on the charge-based approach
in [9] where we derive an equivalent gate-source voltage
(∆Vgs) to take into account the effect of interface charge
traps. This is quite different from former developments [3].
We study the behavior of current-voltage characteristics and
derive analytical solution for the subthreshold swing (SS). This
approach will be validated with technology computer-aided
design (TCAD) simulations, including temperature.
II. GATE VOLTAGE SHIFT IN PRESENCE OF
INTERFACE TRAPS IN JLFETS
As mentioned, high-energy radiation and aging are respon-
sible for ionization damage in the form of oxide charge traps
(Qot) and interface charge traps (Qit). Traps close to the
Si/oxide interface can be charged positively, negatively or
neutral. These charge states depend on their energy level
respect to the mid-gap energy and Fermi level. When the
energy level of the trap is above the mid-gap, it behaves as
an acceptor-like trap, and when below the mid-gap, it behaves
like a donor-like trap [10] and [11]. A donor-like trap with an
energy level above the Fermi level will be positively charged
by emitting an electron, and neutral if its energy is below the
Fermi level. Conversely, an acceptor-like trap with an energy
level above the Fermi level is electrically neutral and will
be negatively charged by trapping an electron if its energy
is below the Fermi level [3] and [10]. Hence, Interface charge
traps are amphoteric and their behavior as donors or acceptors
depends on their energy in the band-gap [3], [8]. Fig. 1.a
shows the energy diagram of an n-type DG JLFET at flat
band voltage. As explained, the donor-like traps are completely
filled but the acceptor-like traps are partially filled. Hence,
we have negative charges at the Si/oxide interface. Fig. 1.b
demonstrates the energy diagram of a p-type DG JLFET at
flat band voltage. Acceptor-like traps are completely empty
and donor-like traps are partially filled, resulting in positive
charges at the interface.
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Fig. 1: Energy diagram for a symmetric double-gate (a) n-type JLFET and (b) p-type JLFET at flat band voltage. (c) 3-D Schematic view of a double-gate
JLFET.
The interface charge density Qit is obtained by integrat-
ing the trap-state density Dit(E) times the trap occupation
probability f(E) over the band-gap energy [11],
Qit = −q
EC∫
EV
Dit(E)×f(E)dE. (1)
We consider an n-type long-channel symmetric double-gate
JLFET (as shown in Fig. 1.c) with a doping density ND, a
channel width and length W and Lg respectively, a channel
thickness Tsc and a gate oxide thickness tox.
The total charge in the semiconductor, Qsc, is related to the
potential which drops across the gate capacitor
Qsc = −2Cox
(
VGS −∆φms − ψs + QT
Cox
)
, (2)
where ∆φms denotes the difference between the work function
of metal and the work function of an intrinsic semicondoctor,
and QT represents the trap charge density includes interface
charge traps and oxide charged traps i.e., QT = Qit + Qot.
We rewrite (2) as follows
VGS = ∆φms + ψs − Qsc + 2QT
2Cox
. (3)
The surface potential only depends on the charge density in
the silicon channel (Qsc). Hence, by imposing the same charge
in the semiconductor, the gate potential in the case there is no
trap i.e., QT = 0 will be
V ′GS = ∆φms + ψs −
Qsc
2Cox
. (4)
Therefore, according to (3) and (4), traps are responsible for
a gate-source voltage shift (∆VGS) equal to −QT /Cox. As
expected, two contributions are evidenced
∆VGS =
−Qit
Cox
+
−Qot
Cox
. (5)
The oxide charge traps are supposed to have a fixed charge
density (i.e. they are not affected by the potentials) meaning
that they would merely shift the electrical characteristics
by a constant value −Qot/Cox. Therefore, without loss of
generality, we propose to focus on the effect of Qit on the
electrical characteristics.
Because the continuum nature of traps energy levels, (1)
has no analytical solution. Thus, we first investigate the single-
level interface traps, then include the common exponential trap
energy level distribution.
III. SINGLE ENERGY LEVEL TRAPS
We assume an n-type DG JLFET and consider acceptor-
like interface traps with a density (Nit) per unit area at Eit
which is the energy of single interface charge trap. Hence, for
a single trap (Eit), Dit(Eit) equals to −q × Nit and Qit is
given by Qit = −q×Nit×f(Eit). The occupation probability
of an acceptor-like trap with an energy level Eit is determined
by [8]
f(Eit)
−1 = 1 + exp
(
Eit − EF
kBT
)
. (6)
Here we assume the degeneracy factor equal to 1. By defining
Et−i = Eit−Ei, where Ei is the intrinsic fermi level, Qit is
obtained by
Qit
qNit
= −
[
1 + exp
(
Et−i
kBT
)
exp
(
−ψs − Vch
UT
)]−1
, (7)
where ψs = −(Ei−Ef )/q is the surface potential, Vch is the
quasi Fermi potential and UT = kBT/q is the thermal voltage.
Following the derivation of the charge-based model for
double-gate JLFETs developed in [9] and [10], we have the
two following relationships which link the surface potential
(ψs) and the center potential (ψ0)
E2s =
2qniUT
si
[
exp
(
ψs − Vch
UT
)
− exp
(
ψ0 − Vch
UT
)
− ND
ni
(
ψs − ψ0
UT
)]
,
(8)
ψs − ψ0 = qniT
2
sc
8si
[
exp
(
ψ0 − Vch
UT
)
− ND
ni
]
, (9)
where ni is the intrinsic carrier concentration and si is
the permittivity of silicon. Es is the surface electric field
which equals to Qsc/2si. Hence, Qsc, the semiconductor total
charge density can be linked to the surface and center potential,
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and we can write(
Qsc
2si
)2
=
2qniUT
si
{
exp
(
ψ0 − Vch
UT
)[
exp
(
ψs − ψ0
UT
)
− 1
]
− ND
ni
(
ψs − ψ0
UT
)}
.
(10)
A. Depletion Mode
Under depletion mode, the potential at the center is larger
than the potential at the surface which leads to a positive
charge in the semiconductor (Qsc ≥ 0). Hence, the exponential
term in (10) is much smaller than the second term and
therefore relation (10) can be approximated with(
Qsc
2si
)2
=
2qND
si
(ψ0 − ψs) . (11)
By substituting (9) in (11), the surface potential in the deple-
tion mode is obtained with respect to the total charge density
ψs − Vch = UT ln (αθ) , (12)
where α and θ are
α =
ND
ni
exp
(
− Q
2
sc
8UTCsiQf
)
, (13)
θ = 1−
(
Qsc
Qf
)2
, (14)
where Qf = qNDTsi and Csi = si/Tsc.
Unlike oxide charge traps, interface charge traps can cause
a gate-source voltage shift that depends on the total charge
density. By introducing (12) in (7) and then in (5) (with Qot =
0), the gate-source voltage shift is
∆VGS =
qNit
Cox (1 + η α−1θ−1)
, (15)
where η = exp(Et−i/kBT ). Hence, the total charge density
in the semiconductor becomes
Qsc = −2Cox (V ∗GS −∆VGS − Vch − UT ln (αθ)) , (16)
where we define the effective gate voltage as V ∗GS = VGS −
∆φms. By solving relationships (15) and (16), total charge
density in the semiconductor and the mobile charge density
Qm = Qsc − Qf , are obtained. It is worth mentioning that,
when there are not traps i.e., QT = 0, ∆VGS is zero and
relationship (16) gives back the general relationship derived
in [9] and [10].
B. Threshold Voltage Shift
Unlike inversion mode MOSFETs, the definition of thresh-
old voltage (Vth) in junctionless transistors is not obvious.
However, there are some definitions of threshold voltage for
junctionless transistors. One of these defines the threshold
voltage as the gate potential which cancels the mobile charge
density (Qsc = Qf ) when the logarithmic term in (16), i.e. θ
is neglected [10]. Hence, α at threshold takes a simple form
α =
ND
ni
exp
(
− Qf
8UTCsi
)
. (17)
Under these assumptions, the threshold voltage shift is
∆Vth =
qNit
Cox(1 + η α−1)
. (18)
C. Accumulation Mode
In accumulation mode, the second term in (5) is always
smaller than the exponential term. Therefore, the second term
in accumulation can be omitted. In addition, in accumulation
the center potential remains close to the value it takes at the
flat-band condition [10]
ψ0 ≈ ψ0FB = Vch + UT ln
(
ND
ni
)
. (19)
Thus, relation (10) can be simplified to(
Qsc
2si
)2
=
2qniUT
si
[
exp
(
ψs − Vch
UT
)
− ND
ni
]
. (20)
Hence, the surface potential in the accumulation mode is
derived and is a function of the total charge density
ψs − Vch = UT ln (β) , (21)
where β is defined as
β =
Q2sc
8siqniUT
+
ND
ni
. (22)
Introducing (21) in (7) and then in (5) (with Qot = 0) results
in the gate-source voltage shift in accumulation mode
∆VGS =
qNit
Cox (1 + ηβ−1)
, (23)
and the total charge density in the semiconductor in accumu-
lation mode becomes
Qsc = −2Cox (V ∗GS −∆VGS − Vch − UT ln (β)) . (24)
Comparing (15) with (23), we notice that ∆VGS is given by the
same relationship for both regions of operation, an unexpected
but very interesting result which can be summarized as follows
∆VGS =
qNit
Cox (1 + η γ−1)
, γ =
{
αθ, Depletion
β, Accumulation
.
(25)
This implies that the mobile charge density satisfies a generic
relationship,
Qm = −Qf−2Cox (V ∗GS −∆VGS − Vch − UT ln(γ)) . (26)
To confirm the validity of this model, we performed simula-
tions with SILVACO TCAD software assuming a double gate
JLFET with 1 µm channel length and 10 nm silicon thickness.
The doping density and oxide thickness were set respectively
to ND = 5× 1016 cm−3 and 1.5 nm.
Here the single energy level has been activated for the traps.
The interface trap density is set to Nit = 1× 1012 cm−2. The
mobile charge density versus effective gate voltage which is
obtained from TCAD simulations and the model is depicted
in Fig. 2.a. Lines and symbols have been used for the
analytical model and TCAD simulations, respectively. Both
linear and logarithmic representations of the analytical model
demonstrate a full agreement with TCAD simulations.
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Fig. 2: (a) Mobile chareg density versus effective gate voltage calculated from analytical model and TCAD simulations in logaritmic (left axis) and linear
(right axis) scale for traps with energy levels Et−i = 0 eV and Et−i = 0.2 eV. Drain current versus effective gate voltage calculated from analytical model
and TCAD simulations in logaritmic (left axis) and linear (right axis) scale for traps with energy levels Et−i = 0 eV and Et−i = 0.2 eV (b) at VDS =
10mV and (c) VDS = 1V.
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Fig. 3: (a) Gate voltage shift versus effective gate voltage calculated from analytical model and TCAD simulations for traps with energy levels Et−i =
0 eV, Et−i = 0.1 eV, Et−i = 0.2 eV and Et−i = 0.3 eV. (b) Subthreshold swing versus effective gate voltage calculated from analytical model and TCAD
simulations for traps with energy levels Et−i = 0 eV, Et−i = 0.1 eV, and Et−i = 0.2 eV. (c) Subthreshold swing versus effective gate voltage calculated
from analytical model and TCAD simulations for Nit = 0 cm−2, Nit = 1× 1011 cm−2, Nit = 5× 1011 cm−2, and Nit = 1× 1012 cm−2.
D. Drain Current
Since we have analytical relationships for mobile charge
density in depletion and accumulation modes, we can use both
analytical charge-based model described in [9] and explicit
relationships which are derived in [12] for obtaining drain
current. To assess this model with TCAD simulations, we have
used explicit relationships and we recall them here. Thus for
the drain current in the depletion mode we have the following
equation from [12]
IDep (V
∗
G, VD, VS)=µ
W
LG
[(
1
8Csi
− 1
4Cox
)
Q2sc−
Q3sc
12QfCsi
+
(
Qf
2Cox
+ 2UT
)
Qsc − UTQf ln
(
1 +
Qsc
Qf
)2]D
S
,
(27)
and for the accumulation mode [12]
IAcc (V
∗
G, VD, VS)=µ
W
LG
[(
Qf
2Cox
+ 2UT
)
Qsc − 1
4Cox
Q2sc
− UTQf ln
(
1 +
Q2sc
8QfCsiUT
)
− 2UT
√
8QfCsiUT arctan
(
Qsc√
8QfCsiUT
)]D
S
,
(28)
where µ is the free carrier mobility. If we define the hybrid
channel when some part of the channel, near the source
contact, is in accumulation and the other part, near the drain,
is in depletion, we can write the drain current as follows [12]
Ihyb (V
∗
G, VD, VS) = IAcc (V
∗
G, V
∗
G − VFB , VS)
+ IDep (V
∗
G, VD, V
∗
G − VFB) .
(29)
In this work µ, is assumed constant along the channel and the
width of the device is set to 1µm.
By solving (26) and intruducing it in (27) to (29) the drain
current is obtained. The drain current versus the effective gate
voltage at VDS = 10 mV and VDS = 1 V for the trap energy
levels Et−i = 0 eV and Et−i = 0.2 eV has been plotted in Fig.
2.b and 2.c. The results from the model are compared with
TCAD simulations using the same parameters and indicate a
good agreement in both linear and exponential representations.
The black dashed line in all the figures depicts the case
which the density of traps is zero i.e. without traps. In order to
make the effect of interface traps more clear, gate voltage shift
due to the interface traps as a function of effective gate voltage
for different values of energy levels has been shown in Fig.
3.a. The agreement between the analytical model and TCAD
simulations is excellent in both depletion and accumulation
modes. It is observed from the plot that ∆VGS for above the
flatband voltage doesn’t depend on the Et−i and it can be
simplified to ∆VGS = qNit/Cox.
E. Subthreshold Swing
Subthreshold swing degradation is another important effect
of interface charge traps since they implicitly change the
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charge density with voltages. In subthreshold regime, satu-
ration is reached at low drain-to-source voltages (about 4UT ).
By assuming that the mobile charge density at low VDS is
almost constant along the channel from source to drain, the
current can be approximated by
ID =
W
Lg
µQmVDS , (30)
and the subthreshold swing (SS) becomes
SS =
[
∂
∂VGS
log (ID)
]−1
= Qm ln (10)
∂VGS
∂Qm
, (31)
where ∂VGS/∂Qm derived from (26):
∂VGS
∂Qm
= − 1
2Cox
+
γ′
γ
(
qNit η γ
Cox (η + γ)
2 + UT
)
, (32)
where γ′ = ∂γ/∂Qm. Since the device operates in subthresh-
old, according to relation (25) γ is equal to αθ and γ′/γ
becomes
γ′
γ
=
2Qsc
Qm (Qm + 2Qf )
− Qsc
4UTCsiQf
. (33)
Next, introducing (33) in (32) then substituting in (31), the
subthreshold swing becomes an explicit function of the mobile
charge density:
SS=ln (10)
[
− Qm
2Cox
+
Qmγ
′
γ
(
qNit η γ
Cox (η + γ)
2 + UT
)]
. (34)
To extract the maximum subthreshold swing (SSmax), we
propose to introduce some approximation in (34). Since Qm
is negligible in the subthreshold, we can ignore Qm/(2Cox)
and assume that Qmγ′/γ is close to unity:
SS ≈ ln (10)
[
qNit η γ
Cox (η + γ)
2 + UT
]
. (35)
Thus, SS peaks when γ = η
SSmax = ln (10)
(
qNit
4Cox
+ UT
)
. (36)
Interestingly, the largest value of the subthreshold slope is
closely related to the density of interface traps.
Subthreshold swing degradation induced by the presence of
interface traps can be observed in Fig. 2. To make more clear
this effect, subthreshold swing as a function of the effective
gate potential for different values of Et−i and Nit for both the
analytical model and TCAD simulations, have been plotted in
Fig. 3.a and 3.b. The agreement between the analytical solution
and the TCAD simulations is evidenced.
IV. EXPONENTIAL TRAP ENERGY LEVEL DISTRIBUTION
So far only considered discrete energy trap levels have
been discussed. Although these are instructive, they are not
representative of real devices. Admittedly, real devices exhibit
an exponential distribution of traps energy in the bandgap,
commonly designed as U-shaped distribution [13].
Since we assume an n-type device, only interface traps
which energies above the midgap are considered. In addition,
according to the TCAD models, the maximum in the acceptor-
like density lays at the conduction band edge. Hence, the
charge density of traps can be written
Qit = −q
EC∫
Ei
Nitc exp
(
E − EC
Ed
)
×f(E)dE, (37)
where Nitc is the density of acceptor-like states in the ex-
ponential distribution at the conduction band edge and Ed
specifies the characteristic decay energy.
To calculate the trapped charge density, we rely on the same
model discussed in section III valid for for single trap energy
levels where we simply propose to replace Nit and Et−i with
averaged parameters N∗it and E
∗
t−i:
Qit
qN∗it
= −
[
1 + exp
(
E∗t−i
KT
)
γ−1
]−1
. (38)
The analytical approach is compared with TCAD simulations
as shown in Fig. 4. Using Nitc = 4× 1013 cm−2 and Ed =
0.035 eV as reported in [3], Then by adjusting the averaged
parameters, N∗it = 1.5× 1012 cm−2 and E∗t−i = 0.592 eV.
These values fit quite well with TCAD results. Interestingly,
these parameters which were ’extracted’ at room temperature
still give accurate results when changing the temperature. Fig.
4 illustrates the drain current versus the effective gate potential
at VDS = 10 mV and VDS = 1 V for an exponential distribution
of interface traps energy. Since the maximum density of
interface traps happens close to the conduction band edge, their
impact on the electrical characteristic is evidenced at relatively
high gate potentials, otherwise traps remain unoccupied.
V. ASSESSMENT OF THE MODEL FROM 77K TO 400K
In some applications, low temperature operation is neces-
sary and present many advantages such as a steeper subthresh-
old slope [14]–[16]. Having an analytical model covering
a wide range of temperature operation is therfore a big
advantage.
In this section, we assess the model for various temperatures
ranging from 77 K to 400 K (note that we have used Boltz-
mann statistics only). For simplicity, we also assume a constant
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mobility, given that this will mainly act as a scaling factor for
the current, but will have almost no impact on the electrostat-
ics, i.e. on the conclusions of this section [17]. According to
[18] the mobility at low temperatures changes with respect to
the mobile charge density. This effect could be introduced in
the proposed model at the correction to the current, however,
the conclusions on the trap charge distribution will remain
the same. In addition, this would require introducing fitting
parameters, which would weaken our physics-based analysis.
The intrinsic carrier concentration for the temperatures used in
this section are ni = 4.39× 10−13 m−3, 1.18× 1011 m−3, and
6.16× 1018 m−3 at T = 77 K, 200 K, and 400 K respectively.
Fig. 5 depicts the mobile charge density versus the effective
gate voltage at T = 77 K, 200 K, and 400 K for single trap
energy levels Et−i = 0 eV and Et−i = 0.2 eV. For the range
of mobile charge density considered, which is depicted in
Fig. 5, different trap energy levels behave in the same way at
77 K. Indeed for those energy levels the traps do not change
their charge states. The results confirm an excellent agreement
between the analytical model and TCAD simulations.
Finally, we also assessed the validity of the model for the
more realistic case of an exponential energy trap distribution
at T = 77 K, 200 K, and 400 K. These are shown in Fig.
6 where the drain current versus the effective gate voltage
is plotted at VDS = 10 mV and VDS = 1 V. Interestingly,
the averaged parameters, i.e., N∗it and E
∗
t−i do not need to
be modified, meaning that the model that we have presented
is quite predictive (note that we anticipate that for lower
temperatures i.e. 4.2 K the roots of the model would have
to be revised introducing Fermi-Dirac Statistics, and possibly
2D density of states).
VI. CONCLUSION
An analytical charge-based model for symmetric double-
gate junctionless FETs with interface charge traps was de-
veloped. The model incorporates the impact of radiation and
aging degradation on DC electrical characteristics of double-
gate JLFETs by proposing an equivalent gate-source voltage.
A detailed study of the interface charge traps and their
influence on the device performance is carried out. Both
single energy level and exponential distribution energy levels
for interface traps have been investigated. In particular, the
subthreshold swing degradation in the presence of single level
interface charge traps has been modelled accurately. We also
included the impact of the temperature from 77 K to 400 K, a
very important aspect for cryogenic applications. The model
has been compared to TCAD simulations with an excellent
agreement in all regions of operation from deep depletion to
accumulation and linear to saturation.
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